Implementation of an Asynchronous Cellular Logic Network As a Co-Processor for a General-Purpose Massively Parallel Array
![2D operators on topographic and non‐topographic architectures—implementation, efficiency analysis, and architecture selection methodology - Zarándy - 2011 - International Journal of Circuit Theory and Applications - Wiley Online Library 2D operators on topographic and non‐topographic architectures—implementation, efficiency analysis, and architecture selection methodology - Zarándy - 2011 - International Journal of Circuit Theory and Applications - Wiley Online Library](https://onlinelibrary.wiley.com/cms/asset/907092da-8e1d-496e-83d6-e15d64661999/mgra001.jpg?trick=1677959522624)
2D operators on topographic and non‐topographic architectures—implementation, efficiency analysis, and architecture selection methodology - Zarándy - 2011 - International Journal of Circuit Theory and Applications - Wiley Online Library
![Sensors | Free Full-Text | Focal-Plane Sensing-Processing: A Power-Efficient Approach for the Implementation of Privacy-Aware Networked Visual Sensors Sensors | Free Full-Text | Focal-Plane Sensing-Processing: A Power-Efficient Approach for the Implementation of Privacy-Aware Networked Visual Sensors](https://pub.mdpi-res.com/sensors/sensors-14-15203/article_deploy/html/images/sensors-14-15203-ag.png?1431622093)